Amendment to the Claims:

This listing of claims replaces all prior versions, and listings, of claims in the application:

- (currently amended) A method comprising: 1.
- selecting one of a plurality of debugging modes as a function of a current operating mode of a processor; and

invoking one of a plurality of debug handlers, wherein the plurality of debug handlers includes a first debug handler and a second debug handler.

- (Original) The method of claim 1 further comprising 2. raising an exception after executing an instruction.
- (Original) The method of claim 1 further comprising 3. invoking an emulation mode of the processor after executing an instruction.
- (Original) The method of claim 1 wherein selecting the 4. debugging mode comprises selecting a first debugging mode when the operating mode comprises user mode, and selecting a second debugging mode when the operating mode comprises supervisor mode.

(currently amended) A method comprising: 5. receiving an instruction; receiving a signal;

selecting a mode of debugging as a function of the signal, wherein selecting the debugging mode comprises selecting a first debugging mode when the signal is a first signal, and selecting a second debugging mode when the signal is a second signal;

invoking one of a plurality of debug handlers, wherein the plurality of debug handlers includes a first debug handler and a second debug handler; and

executing the instruction.

- (Original) The method of claim 5 further comprising 6. raising an exception.
- (Original) The method of claim 5 further comprising 7. invoking an emulation event.
 - (Original) The method of claim 5 further comprising: 8. sensing register contents; and outputting register contents.

(Original) The method of claim 5, wherein the instruction is received by a processor adapted to operate in a plurality of states, the method further comprising:

sensing states of the processor; and outputting states of the processor.

- 10. (Original) The method of claim 5, wherein the instruction is received by a processor, the method further comprising selecting a mode of single-step debugging as a function of the operating mode of the processor.
 - (currently amended) A device comprising:
- a processor, the processor adapted to operate in a plurality of operating modes including an emulation mode;
- a control register adapted to store the state of a control bit; and

an exception handler a plurality of debug handlers, wherein the plurality of debug handlers includes a first debug handler and a second debug handler;

wherein the processor is adapted to select one of a plurality of debugging modes as a function of the control bit.

- (Original) The device of claim 11, wherein the processor is adapted to select one of a plurality of debugging modes as a function of the current operating mode of the processor.
- 13. (Original) The device of claim 11, further comprising exception logic adapted to sense the state of the control bit and to trigger an exception event as a function of the state of the control bit.
- 14. (Original) The device of claim 11, further comprising emulation logic adapted to sense the state of the control bit and to trigger an emulation event as a function of the state of the control bit.
- 15. (Original) The device of claim 11, wherein the control bit is a first control bit, the system further comprising a second control bit, and wherein the mode of single-step debugging is a function of the state of the second control bit.
- (Original) The device of claim 11, wherein the processor is a digital signal processor.

- (currently amended) A device comprising:
- a processor, the processor adapted to operate in a plurality of operating modes;

wherein the processor is adapted to select one of a plurality of debugging modes as a function of the current operating mode of the processor and wherein the processor is further adapted to invoke one of a plurality of debug handlers, wherein the plurality of debug handlers includes a first debug handler and a second debug handler.

- 18. (Original) The device of claim 17 further comprising a control register adapted to store the state of a control bit, wherein the processor is adapted to select one of the plurality of debugging modes as a function of the state of the control bit.
 - (Original) The device of claim 18, further comprising: an exception handler; and

logic adapted to sense the state of the control bit and to trigger an exception event as a function of the state of the control bit.

- 20. (Original) The device of claim 18, further comprising logic adapted to sense the state of the control bit and to trigger an emulation event as a function of the state of the control bit.
- 21. (Original) The device of claim 17, wherein the processor is a digital signal processor.
 - 22. (currently amended) A system comprising:
- a processor, the processor adapted to operate in a plurality of operating modes;
- a control register adapted to store the state of a control bit;

an input/output device; and

an exception handler a plurality of debug handlers, wherein the plurality of debug handlers includes a first debug handler and a second debug handler;

wherein the processor is to adapted to select one of a plurality of debugging modes as a function of the control bit.

(Original) The system of claim 22, wherein the processor is adapted to select one of a plurality of debugging modes based upon the current operating mode.

- (Original) The system of claim 22, further comprising a memory device coupled to the processor.
- (Original) The system of claim 22, further comprising 25. logic adapted to sense the state of the control bit and to trigger an exception event as a function of the state of the control bit.
- (Original) The system of claim 22, further comprising 26. logic adapted to sense the state of the control bit and to trigger an emulation event as a function of the state of the control bit.
- 27. (Original) The system of claim 22, wherein the control bit is a first control bit, the system further comprising a second control bit, wherein the processor is adapted to select one of a plurality of debugging modes based upon the state of the second control bit.
- (new) The method of claim 1, wherein the first debug handler is capable of debugging the second debug handler.
- (new) The method of claim 28, wherein the first debug handler is an emulation service routine.

- 30. (new) The method of claim 28, wherein the second debug handler is an exception handler.
- 31. (new) The method of claim 1, further comprising using the first debug handler to debug the second debug handler.